NXP Semiconductors /MIMXRT1021 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_13

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_13

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_BA0 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: XBAR1_INOUT13 of instance: xbar1

2 (ALT2): Select mux mode: ALT2 mux port: LPUART6_RX of instance: lpuart6

3 (ALT3): Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1

4 (ALT4): Select mux mode: ALT4 mux port: LPSPI2_SDI of instance: lpspi2

5 (ALT5): Select mux mode: ALT5 mux port: GPIO2_IO13 of instance: gpio2

6 (ALT6): Select mux mode: ALT6 mux port: FLEXPWM2_PWMX03 of instance: flexpwm2

7 (ALT7): Select mux mode: ALT7 mux port: CCM_PMIC_RDY of instance: ccm

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_13

Links

() ()